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Abstract13
AMIGA is an enhancement of the Pierre Auger Observatory. The main goals of
AMIGA are to extend the full e ciency range to lower energies of the Obser-
vatory and to measure the muon content of extensive air showers. Currently, it
consists of 61 detector pairs, each one composed of a surface water-Cherenkov
detector and a buried muon counter. Prototypes of the muon counter - buried
at a depth of 2.25m - were installed at each vertex of a hexagon and at its center
with 750m spacing. Each prototype has a detection area of 10m2 segmented in
64 scintillation strips and coupled to a multi-anode PMT through optical fibers.
The electronic systems of these prototypes are accessible via a service tube. An
electronics interface and control board were designed to extract the data from
the counter and to provide a remote control of the system. This article presents
the design of the interface and control board and the results and performance
during the first AMIGA acquisition period in 2012.
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1. Introduction16
The Pierre Auger Observatory, optimized for the highest energies of the17
cosmic ray spectrum, has already studied two cosmic ray spectral features: the18
ankle and the GZK-cuto↵ [1][2][3]. However, the cosmic ray energy spectrum has19
two other observed features at lower energies where the spectral index changes:20
the knee (⇡8⇥1015 eV) and a second knee (⇡8⇥1016 eV)[4]. The transition21
from galactic to extragalactic sources is supposed to occur according to models22
is either in the region near the second knee or along the ankle [5][6][7]. A23
way to identify this transition would be to measure a change in the cosmic24
ray composition from dominant heavy primaries to either a mixed or a light-25
dominated composition. Although galactic magnetic fields deflect the particle26
trajectories, making it impossible to identify the sources in the range of the knee27
and second knee, composition studies should help to discriminate whether the28
sources are galactic or extragalactic, and where the transition occurs.29
The Pierre Auger Observatory has two kinds of detectors, water-Cherenkov30
detectors and fluorescence telescopes. Enhancements to the Observatory lower31
the full e ciency range down to the second knee. The fluorescence telescope32
enhancement is called the High Elevation Auger Telescopes (HEAT)[8]. Addi-33
tionally the surface detector enhancements consist of an infilled area of standard34
water-Cherenkov detectors deployed in a triangular grid of 750m spacing, each35
with an associated muon counter. This latter enhancement is called Auger Muon36
Infill for the Ground Array (AMIGA).37
Prototypes of the muon counter were developed and installed in an area38
designated as the Pre-Unitary Cell (Figure 1). These prototypes consist of a39
10m2 scintillation detector segmented in 64 strips. Each strip is 400 cm long,40
4.1 cm wide and 1 cm thick and made out of extruded polystyrene doped with41
fluorine and co-extruded with a TiO2 reflective coating. Strips are placed in42
two groups of 32 at each side of a central dome where the photomultiplier43
and electronics are located. Saint-Gobain 1.2mm diameter optical wavelength-44
shifting fibers are attached with optical cement to the strips in a groove along the45
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NFigure 1: Map of the area for deployment of AMIGA muon counters (brown color). The
dotted line encloses the hexagonal array where pairs of water-cherenkov and muon counters
have been installed for first prototype tests. The Coihueco fluorescence telescopes and the
HEAT extension are located about 5 km to the west.
Figure 2: Two muon counters in the laboratory without their top PVC cover. In the middle
of the counters are the ends of the 64 optical fibers and the connector to couple the fiber ends
to the PMT.
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Figure 3: Cross-section of the water-Cherenkov detector (WCD) and the muon counter (MCD)
on site.
strips. The fibers end at an optical connector, which is attached and aligned to46
a 64 channel multi-anode photomultiplier tube (PMT) H8804 with 2mm⇥2mm47
pixels (Figure 2).48
To avoid contamination from the electromagnetic component of the shower,49
the modules are buried underground at a depth of 2.25m (equivalent to 540 g/50
cm2 of mass overburden of the site soil).51
The shielding of the soil imposes a threshold of around 920MeV[9] for vertical52
muons and assures negligible electronic contamination because it contains more53
than 20X0 (where X0 is the radiation length).54
As a consequence of the installation of the counters underground, the elec-55
tronics is split into two components: the underground electronics, which is56
integrated into the buried muon counter modules and accessible through a ser-57
vice tube, and the surface electronics placed next to the electronics of the water58
Cherenkov Detector (WCD) (see Figure 3).59
The underground electronics includes a 64-pixel PMT, an analog front-end,60
an FPGA, the interface and control board and a power distribution board (Fig-61
ure 4). The front-end includes a high voltage power supply, a PMT socket and62
two low drop-out linear regulators to power the amplifiers for the 64 analog63
channels of the front end. The power distribution board has separate switching64
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Figure 4: The set of boards implemented in the muon counter that are accessible via the service
tube. The prototype version of the electronics is split into a motherboard (plus daughter
cards), a digital board, an interface and control board and a power distribution board. The
final design will integrate the electronics into only two boards: a front-end and a digital
acquisition board.
power supplies to feed the complete set of boards. The electrical ground of both65
the buried and the surface electronics is decoupled by floating power supplies66
to avoid ground loops and noise.67
The output currents of the PMT are converted into voltage pulses and com-68
pared with a threshold level. The threshold level can be set individually for each69
channel by a 12 bit digital-to-analog converter (DAC). Below threshold level,70
the digital output signal is set to one, while above threshold, the signal is set71
to zero (inverted logic). The DAC can be programmed by a serial peripheral72
interface (SPI).73
At each trigger, 256 words (64 bits length) from a circular bu↵er are cap-74
tured and stored together with additional 512 words from a linear bu↵er into75
an external RAM memory. Each time data are requested, the external RAM76
memory content is transferred to the interface microcontroller (µC) by a parallel77
bus.78
The mean power consumption of the underground electronics including the79
interface and control board is 5.28W with a peak around 5.52W.80
The surface electronics of the muon counter is located inside the dome of the81
water-Cherenkov detector. It has two main components: a wireless communi-82
cation system (TS7260 Single Board Computer from Technologic Systems) and83
5
synchronization hardware connected to the electronics of the water-Cherenkov84
detector. Additionally, a TSCAN1 board from Technologic System was added85
to implement a CAN bus in the counter to handle the data stream between86
underground and surface electronics.87
2. Trigger and acquisition modes88
The muon counter can use either an external trigger signal provided by89
the water-Cherenkov detector or a stand-alone trigger (a coincidence trigger90
generated with the coincidence of one or more channels). In external trigger91
mode, the underground electronics receives a trigger pulse (T1[10]) and a local92
timestamp from the electronics of the water-Cherenkov detector (Local Station93
or LS). Meanwhile the surface electronics receives a GPS timestamp with the94
local timestamp from the Local Station. The GPS timestamps and the local95
timestamps are transmitted from the LS to the Single Board Computer (SBC).96
Thus, each event recorded by the muon counter is synchronized with the water-97
Cherenkov detector event at T1 level. The latency between the local timestamp98
and the trigger of the underground electronics is a fixed number given by the99
delay of the T1 pulse through the cable between the LS and the underground100
electronics (about a few 10 ns). For the muon counter there is no latency between101
the GPS timestamp and the local timestamp since they are transmitted at the102
same time from the LS to the SBC.103
The memory size of the underground electronics is designed to store 2048104
events. At an average T1 trigger rate of 100Hz this corresponds to a storage105
time of about 20 seconds.106
The counter can be programmed with three acquisition modes implemented107
in the interface and control board: stand-alone trigger, an external trigger and108
a calibration trigger. In stand-alone trigger mode, the trigger condition is the109
presence of a signal in specific channels. The aim of this acquisition mode is to110
record the trigger rate of a channel or group of channels given a known threshold111
level and PMT voltage.112
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The external trigger mode is used to store the signal traces when a T1 signal113
is received by the counter. In the first counter prototypes, the traces have 9.6µs114
length with a trigger point at 3µs. Each event is a collection of 768 words of 64115
bits corresponding to the 64 detector channels stored at 80MHz.116
All the T1 events are stored locally in the underground electronics until117
a T3[10] is received from the Central Data Acquisition (CDAS) of the Pierre118
Auger Observatory.119
In calibration mode, the counter operates in stand-alone trigger mode but120
the threshold level is swept over a range to record the threshold dependent121
trigger rate per channel . In this case the recorded data are rates and traces.122
The main goal of this trigger mode is to record the threshold level at a given123
rate. The data readout in calibration mode is done by programming a fixed124
acquisition time. The counter records data for the selected time period and125
then transfers the data to the SBC. The main di↵erence between the external126
trigger and the other two modes is that with the external trigger the counter127
has to work in real time. Therefore, in external trigger mode the event data128
transfer from the underground to the surface electronics has to be faster than129
the T3 rate in order to avoid data losses.130
3. Interface and control board design131
The acquisition modes described above define the main interface and control132
board design requirements. These requirements are described below.133
• Physical line: A 20m cable length (Figure 3) is needed because the mini-134
mum distance between the water-Cherenkov detector and the underground135
electronics is about 12m and we added an extra 8m to have enough flex-136
ibility during cabling or land preparation. The transceiver in the under-137
ground electronics must work with 3.3V and the transceiver in the surface138
electronics must work with 5V due to compatibility reasons between the139
underground and surface electronics. There are 6 physical lines: two lines140
for data, two lines for triggering and two lines for power.141
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Figure 5: Functional blocks and data flow of the interface and control board. The design of
the interface and control board met the acquisition requirements.
• Event transfer rate: The raw event size is 6 kB. The T3 event rate was142
measured to be 150 events per day (peak value) during a test period of143
six months. However, the maximum payload occurs while working in144
calibration mode. This is not real time. The payload in calibration mode145
depends on threshold levels and acquisition period (i.e. if the threshold146
level is set below the noise level and the acquisition period is too large,147
the event rate will be too high). The external memories of the FPGA can148
only store 2048 events. In this case 1 MB has to be transferred, but there149
is no time constraint since the counter is working o↵ line.150
• FPGA programming: This task has to be done each time the system is151
powered up or in case a new upgrade of the FPGA code is ready to be152
downloaded. The programming has to be done through a serial connection153
using the passive serial protocol from Altera.154
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• FPGA configuration and data handling: FPGA configuration and data155
request handshake is defined by a 16 bit parallel bus and an 8 bit address156
bus (with three control signals). A parallel bus was selected to map the157
FPGA registers in the µC memory. In this way any access from the µC to158
the FPGA is done using standard read and write transactions. The final159
design will have a 16 bit address bus.160
• Slow control: The board has to include a DAC to set the PMT with a161
gain of 7.7⇥106 (which corresponds to 950V) and it has to be monitored.162
• Monitoring: The regulator outputs from the motherboard and the digital163
board have to be monitored to detect any failure during acquisition. Also164
the PMT and interface temperatures have to be acquired for the same165
reason. Additionally, the lines coming from the motherboard have to be166
isolated from the interface and control board ground.167
The functionality of the interface and control board is not integrated in the168
digital board at the prototype stage to allow for parallel development. In the169
final version, however, all the analog boards will be integrated in a single front-170
end. Also, all the digital boards will be integrated into a single acquisition171
board.172
The interface and control board design provides a solution to the require-173
ments: the communication between the underground and the surface electronics,174
the monitoring and the control of the underground electronics and as an inter-175
face for the automatic processes implemented in the SBC at the surface (Figure176
5).177
One of the main design criteria was to include the minimum amount of178
hardware and to use standard communication protocols. The core of this board179
is a 32 bit ARM (TMS470) µC from Texas Instruments running at 20 MHz.180
An ARM architecture microprocessor was selected because of its low current181
consumption (110mA@24MHZ). The schematic in Figure 6 shows the modules182
programmed in the µC . The communication between the underground and the183
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surface electronics is accomplished by a built-in CAN module because of its low184
power consumption and its standard protocol. The data received through the185
CAN bus are multiplexed to the corresponding modules.186
3.1. Physical line: CAN bus187
Two constraints related to the maximum length of the physical line were188
analyzed for the design of the CAN bus: the round-trip delay and the amplitude189
bit drop, which is the amplitude drop of the analog signals corresponding to190
one bit. The round-trip delay (RTD) is a critical parameter of the CAN bus191
concept because the CAN protocol uses a bit-wise arbitration to select which192
node should continue signalling. Thus the bus length is limited by RTD to avoid193
bit corruption due to delayed bits being sensed by other nodes. The round-trip194
delay was calculated for the selected design (Figure 7). As conservative estimate195
we assume a delay of 215 ns.196
Using the equation197
tRTD =
1
baudrate
(1)
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Figure 7: Signal path from surface to underground electronics used in the design.
and after substituting with tRTD = busprop ⇥ Lmax[11] it is found that the198
maximum bus length (Lmax) at the maximum baudrate of 1Mbps would be199
57m (using UTP cable CAT5e with busprop=5ns/m):200
Lmax =
baudrate 1   2⇥ tloop
2⇥ busprop = 57m (2)
Nevertheless, the maximum achievable bus line length in a CAN bus network
is also determined by the amplitude due to the series resistance of the bus cable
and the input resistance of the bus nodes. This relationship is expressed in the
following equations:
Lmax =
1
2⇥ ⇢ ⇥ (
Vdiff.out.min
Vth.max +  2
  1)⇥ RT.min ⇥Rdiff.min
Rdiff.min +RT.min
(3)
where
 2 = ksm ⇥ (Vdiff.out.min   Vth.max) (4)
and ⇢ = is the specific resistance per length unit.201
Here ksm is the safety margin expressed as the fraction of the di↵erence be-202
tween the output level at the transmitting node and the receiver input threshold203
for detection of a dominant bit [11]. Thus, the maximum cable length is esti-204
mated to be 25m when taking a safety margin of 75% and the worst transceiver205
type (see Figure 8).206
Eye patterns provide a good representation of how the data have been af-207
fected by a transmission line. Positive and negative pulses are superimposed on208
each other. Overlaying many bits produces an ”eye” diagram, so called because209
the resulting image looks like the opening of an eye.210
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In the setup, random patterns were generated at the surface electronics and211
sent by CAN bus to the underground electronics. The patterns were received212
by the µC and then echoed to the surface. Since CAN uses a di↵erential bus,213
the signals were measured in the CANH (high level port of CAN) and CANL214
(low level port of CAN) ports with an oscilloscope. The measurements were215
done using the surface transceiver because the transceiver selected for the un-216
derground (SN65HVD233) is powered with 3.3V. Thus, the most demanding217
configuration is when the TJA1050 transceiver (5V) receives signals from the218
underground transceiver (3.3V). The results of the tests are shown in Figure219
9 where one can see the eye pattern and the vertical histogram at the sample220
point (t=1.8 µs). The distribution of both levels (dominant and recessive) are221
well defined with peaks at 0 and 2.1V. None of the 106 pulses recorded fell in222
the forbidden area where the bus levels are undefined for the transceivers thus223
ensuring a proper transmission.224
3.2. Passive serial bus225
Passive Serial (PS) is a programming method that can be performed on the226
Cyclone III device family with an external intelligent host, such as a micropro-227
cessor [12]. In the PS scheme, a µC controls the configuration of the FPGA. In228
this mode the configuration data are clocked into the Cyclone III device using229
the DATA0 pin at each rising edge of the DCLK (clock). A simple routine230
was programmed into the µC to receive the configuration file from the surface231
electronics via the CAN bus and then transfer it by PS to the Cyclone using232
five I/O general purpose ports: nCONFIG, nSTATUS, CONFDONE, DLCK233
and DATA0. During configuration, the Cyclone III (FPGA) decompresses the234
bitstream in real time and programs SRAM cells. This decompression feature235
is supported in PS mode. As mentioned in the Cyclone III handbook [12],236
compression reduces the configuration bitstream size by 35-55%; thus the data237
transfer during configuration in the CAN bus is packed with a certain compres-238
sion factor reducing its size and the transfer time.239
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3.3. Parallel bus240
In the underground electronics, the core of the acquisition system is imple-241
mented in a Cyclone III (FPGA) and a memory bank for event data storage.242
The interconnection between the µC and the FPGA to configure its registers243
is implemented by a data bus of 16 bits, an address bus of 8 bits and three control244
signals (see Figure 10). In the µC, these ports are supported by the Expansion245
Bus Module (EBM) designed to connect external memories. In this way, the246
FPGA is directly mapped to the µC and the FPGA registers can be accessed247
by the µC as an external memory. Each µC transaction requires a minimum248
of one clock cycle. Nevertheless, five wait states were added because the EBM249
is clocked by a 40MHz internal Phase-Locked Loop (PLL) and the µC internal250
PLL is not synchronized with the FPGA clock. This provides the stability251
required for the desired performance. Using this configuration each access cycle252
to the FPGA takes 125 ns (Figure 10).253
The tests were done by performing 10000 write/read cycles into the FPGA254
registers to detect any perturbation in the synchronization between the FPGA255
and the µC (not synchronized with the same clock) during the access to the bus256
using five wait states. In order to achieve that, random data were generated by257
the SBC and sent to the underground electronics. The µC wrote each pattern,258
read it and sent it back to the SBC where patterns were compared. No data259
loss was detected using five wait states.260
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3.4. High voltage control261
The PMT high voltage (HV) is provided by a module from Hamamatsu262
(C4900-1). As the HV will never change during normal operation, the control263
of this parameter is just for compensating the gain due to PMT aging. However264
it is known that if voltage is applied abruptly to a tube connected in negative265
polarity, the amplitude of the initial dark-current transient may be high enough266
to damage the sensitive measuring apparatus. Therefore the µC can apply the267
voltage gradually to reduce the transient. The controlling voltage input of the268
C4900-1 varies from 0V to 5.3V [13]. The control of the HV module input is269
performed by the µC using an external 10 bit DAC that is connected to the270
µC via SPI (Serial Peripheral Interface). In this way the µC can set any value271
between -3V and -1000V with a minimum step of 1.2V.272
The SPI application is configured at a rate of 10MHz with a word length273
of 16 bits. The DAC (TLV5617A from Texas Instruments) is used with an274
external reference of 2.5V. The resistor string output voltage of the TLV5617A275
is bu↵ered by a ⇥2 gain rail-to-rail output bu↵er. The bu↵er features a Class-276
AB output stage in order to improve stability and to reduce settling time, and277
provides an output voltage at full scale given by278
V out =
2⇥REF ⇥ CODE
2n
[V ]. (5)
279
Here REF is the reference voltage of 2.5V, CODE is the digital input value280
within the range of 0 to 2n-1 and n = 10 (bits).281
As the DAC is powered with a 5V regulator, its internal amplifier is used282
to get a full range (0-5V) and to improve its output linearity. The 3.3V output283
from the motherboard is used to power a 5V regulator isolating the digital284
section of the interface board. Furthermore an isolator (ADuM1400ARW) was285
added between the µC SPI and the DAC ports. This configuration allows the286
µC to transfer the control voltage codes from the surface electronics directly to287
the SPI module.288
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)⇥100. Right: PMT HV was set at 954V; 1000 measurements were taken
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A test to check the DAC o↵set and gain errors was done by programming289
high voltage values and plotting them versus the measured high voltage values.290
To determine deviations from a linear behaviour the points were fitted with a291
linear function a1 + a2 ⇥HV resulting in an o↵set error a1=-2.25 and an gain292
a2=1. The plot of the residuals in Figure 11 confirms a deviation from linearity293
below 0.6 %. over the full range.294
3.5. Monitoring295
The interface and control board provide twelve 10 bit ADC channels to mea-296
sure parameters of the underground electronics. The channels are used to mon-297
itor the PMT high voltage, the supply voltage of 12V, 3.3V, -3.3V from the298
front-end regulators, and the 3.3V, 1.2V and 2.5V of the FPGA power supply.299
In addition, the µC and PMT temperatures are monitored by sensors from Ana-300
log Devices (AD22103). The sensors provide a voltage level that is digitized by301
the ADC. The input amplifiers for the ADC channels are included in the inter-302
face and control board. Two schemes are implemented taking into account that303
the ground reference of the ADC is not the same as the motherboard ground.304
As an example, one of the circuits implemented to monitor a voltage level305
from the motherboard is shown in Figure 12. The PMT high voltage module306
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Figure 12: Monitoring circuit implemented for 12V signal. The signal comes from a regulator
to power the high voltage module in the motherboard.
uses a 12V regulator and it is monitored by the interface board using a resistive307
divider together with a di↵erential amplifier at unity gain. The HV module308
reference terminal defines the zero output voltage. This is useful if the load does309
not share a common ground with the rest of the system as in this application.310
Because the AD623 output voltage is set with respect to the potential on the311
reference terminal, the grounding problem is solved by connecting the REF pin312
to the local ground (GND in Figure 12). Because the motherboard includes a313
HVmonitoring circuit with a scale factor of 1:1000 the same configuration shown314
before is used to measure the PMT high voltage level. Similar configurations315
are implemented with ±3.3V regulators.316
Additionally, the digital board regulators, which do share the ground level317
with the ADC, are interfaced as shown in Figure 13, where the signals are only318
bu↵ered and adapted to the ADC input ranges.319
A gain around 7.7⇥106 is expected with 954V and this gain value was se-320
lected in the laboratory to get a good SPE resolution. The standard deviation321
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Figure 13: The signals 2.5V ANA PLL and 3.3V IO come from regulators used to power
the FPGA. TEMP and ext temp sensor come from the interface board.
obtained is ±1.50V which represents a low dispersion.322
Also, monitoring measurements were taken in the laboratory with the inter-323
face board to check the components stability as a function of temperature in the324
range of interest. The PMT high voltage was set to 954V (anode to cathode).325
The PMT temperature was increased using a heat resistor, since some prelimi-326
nary tests of the mechanical design of the module showed a daily thermal and327
a seasonal excursion inside the underground electronics dome[14]. One of the328
temperature sensors from the interface and control board was attached to the329
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Figure 14: Left: Monitoring of regulator output levels implemented in the underground elec-
tronics. Output levels seem to be stable in the whole temperature range. The negative power
supply (-3.3V) shows fluctuations that could be related to bad filtering. Right: Monitoring
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of the measurements. The deviation from the nominal value of 12V was detected at room
temperature. It shows that the regulator was working outside the component specification
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PMT socket. Meanwhile, a second sensor was added to the interface and con-330
trol board. Both these sensors provided the voltages to the ADC. A reference331
thermometer (with a type K thermocouple) was located inside the electronics332
enclosure next to the sensor located in the interface and control board. Since333
both sensors were located next each other, a di↵erence was not expected in the334
measurements of the distance to the source of heat. The monitoring system335
acquired the temperature measurements and all the monitoring values.336
The results of temperature stability in the acquisition chain of the monitoring337
signals are plotted on the left side of Figure 15. As can be seen from the figure,338
there is only a negligible dependence on temperature. The comparison of the339
reference temperature and the integrated temperature sensor is shown on the340
right side of Figure 15. The measurements are in agreement, but the integrated341
sensor shows a bias of about 2 C, which is within the specified absolute accuracy342
and which can be corrected by a temperature calibration. The error bars on343
the right side of Figure 15 are the errors provided by the manufacturer of the344
reference thermometer and the errors due to the circuits implemented in the345
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Figure 15: Left: Monitoring of the high voltage set to the PMT. The DAC was programmed
to set 954V in the HV module. The selected HV value corresponds to the selected gain for
the PMT. Right: Temperature comparison between thermometer measurements and interface
sensor. A systematic error is found and could be improved with a temperature calibration.
interface and control board.346
Monitoring data are transmitted to the central data acquisition by request.347
The idea of the monitoring is to check the voltages around a nominal value.348
If voltages are outside the manufacturer specification range, corrective actions349
have to be taken by a monitoring control. Implementation of a monitoring350
central is foreseen with alarms management.351
4. Acquisition and compression algorithm352
The Pre-unitary Cell was the first array of counter prototypes deployed in353
AMIGA and data were recorded during one year (2012). The footprint of a354
shower with the core falling within the prototype hexagon is shown in Figure 16355
along side the digital trace patterns recorded by the muon counters participating356
in this event.357
Basically, data in the buried counters are active samples within a region358
around the trigger bin 256 (length of the circular bu↵er). The spread around359
the trigger bin of the active samples provides a rough estimate of the time width360
of the shower front. An active sample represents one sample of the input signal361
having an amplitude above the threshold level. The result of a three-month362
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Figure 16: Example of a T3 shower event. LP, Ye, To, KT, He, Co and PC are detector pairs.
Left: Pair positions, the red point represents the shower impact, sky-blue points mark Auger
detectors triggered in the event. Square points are the muon counters which recorded data.
Right: Scintillator strip positions are represented in y axis. Samples in time are represented
in x axis. PC was the Auger detector with the highest signal. LP, Ye and KT were also
triggered.
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Figure 17: Left: Distribution of the number of active samples for T3 events in 3 months
of data from the Pre-Unitary Cell. The distribution is not continuous, and there are some
groups. The analysis was made only to explain data compression. Groups could be related
to trace shapes. Right: Number of words with active samples. Events collected with the
Pre-Unitary Cell with a threshold level of 200mV.
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Figure 18: Compression applied to data shown in the right side of Figure 17. The compression
of data traces is bigger than 90%.
period of data analysis from the Pre-Unitary Cell is that the maximum number363
of active samples in a T3 event is 381 and most of the active samples cease at364
approximately 160 as shown in Figure 17. The maximum number of samples365
(381) represents only 0.77% of the maximum possible value of 49152 (768 ⇥366
64), where all the samples of an event are in an active state. Later, a simple367
compression algorithm was implemented in the µC of the interface and control368
board to improve the data transfer up to the surface electronics. Only time bins369
of event traces from channels with active samples are transferred along with its370
corresponding bin position.371
The results of the compression algorithm can be seen in Figure 17. The372
minimum compression achieved is 90% while the average compression is 98.8%.373
5. Results and discussion374
Studies and measurements of the interface and control board functions (data375
transfer, FPGA programming, monitoring and slow control) and CAN bus char-376
acteristics were performed and analyzed. It was found that the CAN protocol is377
a suitable solution for a single AMIGA module or more than one interconnected378
module through a CAN bus (backbone topology) having a cable length of 25m379
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(considering a safety margin of 75%). This system has been successfully imple-380
mented in the Pre-Unitary Cell construction phase of the AMIGA project and381
particle shower events were successfully acquired and transmitted through the382
interface and control board. Data recorded with the Pre-Unitary Cell were used383
to implement a compression algorithm in the µC of the interface and control384
board to reduced the amount of data transfers. The minimum and maximum385
compression factor was found to be 90% and 99% respectively. The acquisition386
mode flexibility of the interface and control board allowed performing several387
tests with the counters and it was used for engineering re-design purposes.388
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